Herunterladen Inhalt Inhalt Diese Seite drucken

HBM ClipX Bedienungsanleitung Seite 118

Vorschau ausblenden Andere Handbücher für ClipX:
Inhaltsverzeichnis

Werbung

Verfügbare Sprachen

Verfügbare Sprachen

Operation via Ethernet/OPC UA
Bit
Explanation for bit set
2
Fill trigger mode for edge-controlled filling
digital flags determines the filling, see
tus)" on page
signal sources if one of the bits changes and an active differential condition is
fulfilled. With this function, in contrast to the other mode of operation, the
change of only one bit from High to Low or from Low to High with
already active bits (High) is also recognized as a trigger.
8
Records 1 measured value each from all 6 possible signal sources immedi-
ately into the FIFO, even if the respective trigger condition is not fulfilled. The
value must be recorded together with one of the fill trigger modus status- or
edge-controlled filling, e.g. as 0x0102 or 0x0104. The current date and time
are stored as the start time and the time channel is set to 0. You should stop
a still running recording before the command and read out the FIFO memory,
since the FIFO memory is not deleted. The bit is deleted after execution.
12
Overflow of the FIFO. The bit is cleared when writing the control flags, RO.
13
Ethernet error The bit is cleared when writing the control flags, RO.
1)
Only one of the various fill modes can be active at any given time, meaning you can only
ever set one of these bits.
Structure of the FIFO header data for the RMB command
See also
"Accessing via standard Ethernet and object dictionary" on page
The first 32 bytes (header data) are 8 values with 4 bytes each. The byte order
Little Endian is used, i.e. the first byte is the LSB (Least Significant Byte).
Value Explanation
0
Protocol version, always 1.
1
System status of the ClipX, see
159.
2
Bit mask of the digital flags Low-Word (32 bit), see
flags (I/O status)" on page
3
Bit mask of the digital flags High-Word (32 bit).
4
FIFO control flags, e.g. to detect an overflow.
116
162. 1 measured value is recorded from each of the 6 possible
162.
A04643_04_X00_03 HBM: public
1)
of the FIFO. The bit mask of the
"Digital flags: List of I/O flags (I/O sta-
"System status: List of status bits" on page
several
"Digital flags: List of I/O
109.
ClipX

Quicklinks ausblenden:

Werbung

Kapitel

Inhaltsverzeichnis
loading

Inhaltsverzeichnis