Herunterladen Inhalt Inhalt Diese Seite drucken

Graf Elektronik FLO3 Handbuch Seite 62

Der fioppy-controller für den ndr-computer und den sb-computer
Inhaltsverzeichnis

Werbung

Verfügbare Sprachen

Verfügbare Sprachen

L
«•0*1 ICS *MV M P
ma «umo uoi Moc*ru nur thi oat» mann n
OM f4llll*0 COOI MQttATtl tHki 1*4 D*fA IVOKIf M
mtno tttiNa Itot .».ocaii tmi cmo or a oomiumo
MtMQ tUUWO [DU
NCaUfit lH*f THf COMUM«
DISKETTE
MODE
ODEN
CLK
MFM
FM
MFM
FM
2 MHz
2 MHz
1 MHz
1 MHz
T.
T.
T,
2 h»
Im»
2m»
2m»
4 ms
INPUT DATA TIMINQ
WRITE ENABLE TIMING
INPUT DATA TIMING:
SYMBOL
Tpw
tbc
Tc
Tx.
Txj
CHARACTERISTIC
Raw Read Pulse Width
Raw Read Cycle Time
RCLKCycleTima
RCLK hold to Raw Read
Raw Read hold to RCLK
MIN.
100
1500
1500
40
40
TYP.
200
2000
2000
MAX.
UNITS
nsec
nsec
nsec
nsec
nsec
CONDITIONS
See Note 1
1800 ns @ 70°C
1800 ns@70"C
See Note 1
See Note 1
WRITE DATA TIMING: (ALL TIMES DOUBLE WHEN CLK
SYMBOL
Twp
Twg
Tbc
Ts
Th
Twf
Twdl
Twd2
CHARACTERISTICS
Write Data Pulse Width
Write Gate to Write Data
Write data cycle Time
Earty (Late) to Write Data
Earty (Late) From
Write Data
Write Gate oft tromWD
WD Valid to Clk
WD Valid after CLK
MIN.
125
125
100
50
100
30
: = 1 MHz)
TYP.
500
200
2
1
2.3. or 4
2
1
(See Note 6, Page 21)
MAX.
650
350
UNITS
nsec
nsec
Msec
fxsec
jxsec
nsec
nsec
/isec
Atsec
nsec
nsec
nsec
nsec
CONDITIONS
FM
MFM
FM
MFM
iCLKError
MFM
MFM
FM
MFM
CLK=1 MHZ
CLK=2 MHZ
CLK=1 MHZ
CLK=2 MHZ
60

Werbung

Inhaltsverzeichnis
loading

Inhaltsverzeichnis