Herunterladen Diese Seite drucken

Pin Connection - NEC MultiSync FE700 Serviceanleitung

Vorschau ausblenden Andere Handbücher für MultiSync FE700:

Werbung

PIN CONNECTION

PIN DESCRIPTIONS
Name
I/O
Pin #
VSSA
-
VCO
I/O
RP
I/O
VDDA
-
HFLB
I
SSB
I
SDA
I
SCK
I
PWM0
O
PWM1
O
PWM2
O
PWM3
O
VDD
-
VFLB
I
HTONE /
O
PWMCK
FBKG
O
BOUT
O
GOUT
O
ROUT
O
VSS
-
Descriptions
1
Analog ground. This ground pin is used to internal analog circuitry.
2
Voltage Control Oscillator. This pin is used to control the internal oscillator
frequency by DC voltage input from external low pass filter.
3
Bias Resistor. The bias resistor is used to regulate the appropriate bias current
for internal oscillator to resonate at specific dot frequency.
4
Analog power supply. Positive 5V DC supply for internal analog circuitry. And a
0.1uF decoupling capacitor should be connected across to VDDA and VSSA.
5
Horizontal input. This pin is used to input the horizontal synchronizing signal. It
is a leading edge triggered and has an internal pull-up resistor.
6
Serial interface enable. It is used to enable the serial data and is also used to
select the operation of I
enabled, otherwise the SPI bus is enabled.
7
Serial data input. The external data transfer through this pin to internal display
registers and control registers. It has an internal pull-up resistor.
8
Serial clock input. The clock-input pin is used to synchronize the data transfer. It
has an internal pull-up resistor.
9
Open-Drain PWM D/A converter 0. The output pulse width is programmable by
the register of Row 15, Column 23.
10
Open-Drain PWM D/A converter 1. The output pulse width is programmable by
the register of Row 15, Column 24.
11
Open-Drain PWM D/A converter 6. The output pulse width is programmable by
the register of Row 15, Column 29.
12
Open-Drain PWM D/A converter 7. The output pulse width is programmable by
the register of Row 15, Column 30.
13
Digital power supply. Positive 5 V DC supply for internal digital circuitry and a
0.1uF decoupling capacitor should be connected across to VDD and VSS.
14
Vertical input. This pin is used to input the vertical synchronizing signal. It is
leading triggered and has an internal pull-up resistor.
15
Half tone output / PWM clock output. This is a multiplexed pin selected by
PWMCK bit. This pin can be a PWM clock or used to attenuate R, G, B gain of
VGA for the transparent windowing effect.
16
Fast Blanking output. It is used to cut off external R, G, B signals of VGA while
this chip is displaying characters or windows.
17
Blue color output. It is a blue color video signal output.
18
Green color output. It is a green color video signal output.
19
Red color output. It is a red color video signal output.
20
Digital ground. This ground pin is used to internal digital circuitry.
2
C or SPI bus. If this pin is left floating, I
8 - 33
2
C bus is

Werbung

loading