Herunterladen Inhalt Inhalt Diese Seite drucken

Interne Schnittstellen; Pcie-Karte - Siemens SIMATIC IPC427E Betriebsanleitung

Industrie-pc
Vorschau ausblenden Andere Handbücher für SIMATIC IPC427E:
Inhaltsverzeichnis

Werbung

Technische Angaben
8.6 Hardwarebeschreibungen
8.6.2

Interne Schnittstellen

8.6.2.1

PCIe-Karte

Pinbelegung der Schnittstelle für die PCIe-x4-Karte
Pin-Nr.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
118
Side B
Name
Beschreibung
+12 V
12 V power
+12 V
12 V power
+12 V
12 V power
GND
Ground
SMCLK
SMBus (System Management
Bus) clock
SMDAT
SMBus (System Management
Bus) data
GND
Ground
+3.3 V
3.3 V power
JTAG1
TRST# (Test Reset) resets the
JTAG interface
(not connected)
3.3 Vaux
3.3 V auxiliary power
WAKE#
Signal for Link reactivation
RSVD
Reserved
GND
Ground
PETp0
Transmitter differential pair,
Lane 0
PETn0
Transmitter differential pair,
Lane 0
GND
Ground
PRSNT2#
Hot-Plug presence detect
(not connected)
GND
Ground
PETp1
Transmitter differential pair,
Lane1
PETn1
Transmitter differential pair,
Lane1
GND
Ground
GND
Ground
Side A
Name
Beschreibung
PRSNT1#
Hot-Plug presence
detect
+12 V
12 V power
+12 V
12 V power
GND
Ground
JTAG2
TCK (Test Clock), clock
input for JTAG inter-
face
(not connected)
JTAG3
TDI (Test Data Input)
(not connected)
JTAG4
TDO (Test Data Out-
put)
(not connected)
JTAG5
TMS (Test Mode Se-
lect)
(not connected)
+3.3 V
3.3 V power
+3.3 V
3.3 V power
PERST#
Fundamental reset
GND
Ground
REFCLK+
Reference clock (diffe-
rential pair)
REFCLK-
Reference clock (diffe-
rential pair)
GND
Ground
PERp0
Receiver differential
pair, Lane 0
PERn0
Receiver differential
pair, Lane 0
GND
Ground
RSVD
Reserved
GND
Ground
PERp1
Receiver differential
pair, Lane1
PERn1
Receiver differential
pair, Lane1
Betriebsanleitung, 11/2020, A5E37454813-AD
SIMATIC IPC427E

Quicklinks ausblenden:

Werbung

Inhaltsverzeichnis
loading

Inhaltsverzeichnis