Werbung
IX1337AF
1/0-1
4
IN—1
4
KEY
MATRIX
IN-2
5
14
LATCH
IN-3
6
(36-96BIT)
RCN
IN-5
8
IN-6
9
(20•96BIT)
IN-7
1
IN-8
11
LATCH
(8•96BIT)
IN—9 1
IN-IOI
OSC
CONTROL
4
T IKER
osc
2
CIRCUIT
(0•
IOBIT)
M50422P
LICE
CONTROL
IREF
e
SYCLK 1
PROTECTOR
EFM
EMODULATOR
SCOE 1
SCOE2
SCCK
SUB
sctF
Et,+ODULATCR
s Bcp
SBCC
SBCR
secs
QCRC
SBCT
SBCU
secv
zo-2
1/0-3
4
a.JTPUT
DAT
LATCH
10
(16-128BIT)
DATA
CONTROL
LATCH
DATA
RCN
( 12-128BIT)
osc
NEXT-STEP
DATA
LATCH
(7•
128BIT)
7
7
12
SIGNAL
4
æEP
TOöE
4
STAGE
osc
pkASF
vco
CCMZARATOR
FRCQUENCY
ARA T OR
p HASE
COMPARATOR
COOE
sgavo
3
4
Figure
43
BLOCK
YM3015
SD
9
a-rr-
1
FORM
6
an-2
SE LECT
an-3
4 a-rr-4
an-5
CiJT-6
RB 16
2
15
an-B
an-9
WT-IO
OND
crx
. u
-ceeec
ERROR
NTERFACE
C
DECOROER
OECORD
FREQUENCY
sys
AR A TOR
CONTROL
ATT
BCON BRAK
y: CRO
COMPUTER
5
11
DIAGRAM
OF
—43
WF-CD77H/E
CP-CD77
CLOCK
eoe
SH
FT
1STER
LATCH
MSB
15
FORM
7
DIGITAL
PR IOR
DETECT
SHIFT
7
9
MANT
ISSA
SH 1 FT-EXP
IOBIT
B 1AS-R
FEEDBACK-
2
OND
MP TO
BUFF
9
OVER
T TER
LTPUr
OUTPUT
DIGITAL
CONTROL
DAC
I NTERFACE
TIMING
CCNTRC
szs
UTE
042
RESET
TEST
CONTRO
2
SWI
SMP2
TIMING
3
VDD
VDD
DAC
ANALOG
10
sw
CHI
ANALOG
11
CH2
B OFPAS
LRCK
9 WDCK
DSC K
1 ODSCK
7
DASEI-
OOFK
C423
CBae
caw
CLO'i
Werbung
