Inhaltsverzeichnis
Werbung
The VTT side of the terminaton resistors should be placed
on a wide VTT island on the surface layer. The island is
located at each end of the bus, so it does not interfere
with the signal routing.
VREF needs to be decoupled
to both SSTL2_VDD and SSTL2_GND with balancedd
ecoupling capacitors.
VREF should be routed over a
reference plane and isolated, and possibly
shielded with both SSTL2_VDD and SSTL2_GND
+
+
+
+
+
+
+
+
+
+
+
+
+
+
For Video Deco
de
For DDR VDD-2.5V
+
Werbung
Inhaltsverzeichnis
