MSI B75IA-E33 Serie Handbuch Seite 30

tCL
Controls CAS latency which determines the timing delay (in clock cycles) of
starting a read command after receiving data.
trCd
determines the timing of the transition from rAS (row address strobe) to CAS
(column address strobe). the less clock cycles, the faster the drAM perfor-
mance.
trp
Controls number of cycles for rAS (row address strobe) to be allowed to pre-
charge. If insufficient time is allowed for rAS to accumulate before drAM re-
fresh, the drAM may fail to retain data. this item applies only when synchro-
nous drAM is installed in the system.
trAS
determines the time rAS (row address strobe) takes to read from and write
to memory cell.
trFC
this setting determines the time rFC takes to read from and write to a memory
cell.
tWr
determines minimum time interval between end of write data burst and the start
of a pre-charge command. Allows sense amplifiers to restore data to cell.
tWtr
determines minimum time interval between the end of write data burst and the
start of a column-read command; allows I/o gating to overdrive sense amplifies
before read command starts.
trrd
Specifies the active-to-active delay of different banks.
trtp
time interval between a read and a precharge command.
tFAW
this item is used to set the tFAW (four activate window delay) timing.
tWCL
this item is used to set the tWCL (Write CAS Latency) timing.
tCkE
this item is used to set the pulse Width for drAM module.
trtL
this item is used to set round trip Latency settings.
Advanced timing Configuration
press <Enter> to enter the sub-menu. And you can set the advanced memory
timing.
30